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(57)	 ABSTRACT
The invention is a novel manufacturing method for making
multi junction solar cell circuits that addresses current prob-
lems associated with such circuits by allowing the formation
of integral diodes in the cells and allows for a large number of
circuits to readily be placed on a single silicon wafer sub-
strate. The standard Ge wafer used as the base for multi-
junction solar cells is replaced with a thinner layer of Ge or a
II-V semiconductor material on a silicon/silicon dioxide sub-
strate. This allows high-voltage cells with multiple multi-
junction circuits to be manufactured on a single wafer, result-
ing in less array assembly mass and simplified power
management.
12 Claims, 5 Drawing Sheets
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SOLAR CELL CIRCUIT AND METHOD FOR
MANUFACTURING SOLAR CELLS
CROSS-REFERENCE TO RELATED
APPLICATIONS
This application claims the priority date associated with
provisional application 60/610,837, filed on Sep. 17, 2004,
entitled III-V Semiconductor on Silicon Wafer-Solar Cell
Circuit.
STATEMENT OF GOVERNMENT INTEREST
The invention described hereunder was made in the per-
formance of work under a NASA contract, and is subject to
the provisions of Public Law #96-517 (35 U.S.C. 202) in
which the Contractor has elected not to retain title.
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates in general to an improved method of
manufacturing solar cells that results in an improved solar
cells and solar cell arrays, more specifically to manufacturing
multiple junction solar cell circuits on a single wafer, and
most specifically to manufacturing multiple solar cells in
series on a single wafer.
2. Description of the Related Art
Current multi-junction solar cell circuits for space mis-
sions employ Ge, GeAs, and/or InP wafer substrates sec-
tioned from single crystal ingots. An alternative method of
manufacture of such substrates is to grow the Ge, GeAs, or
InP directly on silicon wafers (through a lattice mismatch
process) by growing gradient that slowly matches the silicon
lattice to the Ge, GeAs, or InP lattice. In order to promote such
growth, relatively high temperatures, of between about 425°
C. and 900° C., are required, depending upon the chemical
compound being grown.
State of the art solar cells are triple junction solar cells,
comprising three full junction layers manufactured on single
crystal Ge wafers, that require by-pass diodes between each
triple junction cell when assembled in series to prevent dam-
age in case of shadowing. After the triple junction solar cells
are formed an out-of-plane stress relief loop is arranged
between each of the contacts/conductors interconnection on
the cells.
In using this technique for manufacture, non-isolated
multi-junction solar cells are manufactured on each Ge wafer.
The solar cells are subsequently diced into single isolated
cells. This is necessary due to the fact that the cells are
connected in parallel on the wafer. End user of this technol-
ogy generally require highvoltage arrays resulting in the cells
being connected in series, with by-pass diodes. These inter-
connects (for arranging the cell circuits in series to form a cell
array) require a stress-relief loop as well as the diodes place-
ment on or near the cells make arranging multiple cell circuits
on a single Ge wafer problematic.
While multi junction solar cells manufactured using the
above described technique have a relatively high efficiency
related to commercial, single junction solar cells, several
problems related for use in space missions exist.
First, when arranging the cells into a cell array, a large
surface area is required due to the economics (cost) of han-
dling parts on a production line. Second, due to the potentially
large differential in voltage across an array between cells,
there is a tendency for arcing to occur when the arrays are
2
exposed to a space environment. Third, each wafer, having
only one solar cell circuit, can only produce voltages of about
2 volts.
Therefore, it is desired to provide a solar cell circuit using
5 a manufacturing technique that will allow for multiple multi-
junction circuits to be placed on one lightweight silicon
wafer, producing a high voltage, and obviating the potential
for arcing across a solar cell circuit array.
10	 SUMMARY OF THE INVENTION
The invention proposed herein comprises a unique manu-
facturing method that produces multi junction solar cell cir-
cuits that provide significant increases in potential voltages
15 per each wafer and allows integral by-pass diodes to be
formed directly into the substrate on which the solar cells are
made.
Accordingly, it is an object of this invention to provide an
improved method for manufacturing multi junction solar cell
20 circuits.
It is a further object of this invention to provide a method
for manufacturing solar cell circuits that allows multiple
multi junction cells to be formed on a single wafer substrate.
It is yet a further object of this invention to provide a
25 method for manufacturing solar cell circuits that allows the
formation of by-pass diodes directly into the wafer substrate
of the solar cell circuits.
This invention meets these and other objectives related to
improved solar cell circuits by providing a manufacturing
30 method wherein a silicon based wafer substrate is provided.
An insulation layer is formed on the silicon based wafer. A
planar by-pass diode is formed integral with the silicon based
substrate and insulation layer. A single crystal layer of a
compound selected from germanium based compounds,
35 III-V or II-IV semiconductor compounds is bonded to the
insulation layer using plasma assisted electrostatic bonding.
A wafer cleaving technique is then used to remove a portion
of the single crystal layer in order to obtain a particular,
preferred thickness for the single crystal layer. In one embodi-
40 ment of the invention, the excess from the single crystal layer
that was cleaved may be used as bonding material in another
silicon wafer for the next solar cell circuit. Multi-junction
layers are formed on the insulation layer to fabricate a multi-
junction solar cell circuit.
45 In the most preferred embodiment of the invention, a plu-
rality of multi junction solar cell circuits, manufactured via
the process described above, are formed in series on a single
silicon wafer substrate. Such a design allows for high-voltage
capability for each solar cell wafer as well as minimizing the
50 weight of solar cell arrays.
BRIEF DESCRIPTION OF THE DRAWINGS
In the drawings, which are not necessarily to scale, like or
55 corresponding parts are denoted by like or corresponding
reference numerals.
FIG. 1 depicts a cut-away side view of two solar cell
circuits of the present invention formed on a single silicon
substrate wafer.
60	 FIG. 2 depicts a side view of a cleaved transfer layer during
manufacture of the present invention.
FIG. 3 depicts a top view of a high voltage solar cell
comprising 30 solar cell circuits of the present invention on a
single silicon substrate wafer.
65 FIG. 4 depicts a top view of a high voltage panel layout for
a solar cell array employing multiple high voltage solar cells
similar to that depicted in FIG. 3.
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FIG. 5 is a flow diagram of the process steps for manufac- 	 of the layers is exposed to a plasma. The layer that was
turing solar cell circuits of the present invention.
	
	 exposed to plasma is then released from being held so that it
directly bonds with the other layer. This process allows for
DESCRIPTION OF PREFERRED	 bonding of the materials without the need for high tempera-
EMBODIMENTS
	
	
s ture anneals or the use of organic or inorganic bonding agents,
which would damage the integral diodes 104, 108 formed in
The invention, as embodied herein, comprises a novel 	 the silicon based wafer 102. The result is a thick, single crystal
manufacturing method for making multi junction solar cell 	 layer 200 of Ge or a III-V semiconductor material (see FIG.
circuits that addresses current problems associated with such	 2).
circuits by allowing the formation of integral diodes in the 10	 In order to obtain a thin transfer layer 112 that is the
cells and allows for a large number of circuits to readily be	 appropriate thickness, approximately 3000 angstroms is pre-
placed on a single silicon wafer substrate. The standard Ge 	 ferred, the thick transfer layer 200 is wafer cleaved. One
wafer used as the base for multi junction solar cells is	 wafer cleaving process than may be employed in the present
replaced with a thinner layer of Ge, III-V or II-IV semicon-	 invention is described in U.S. Pat. No. 6,632,724, which is
ductor material on a silicon/silicon dioxide substrate, which 15 incorporated herein by reference. In general, the process
has about 40% less density than the standard Ge wafer. This 	 works as follows. Prior to electrostatic bonding, energetic
allows high-voltage cell circuits with multiple multi-junction 	 atoms are introduced through the layer to a selected depth for
cells to be manufactured on a single wafer, resulting in less 	 cleaving and an energy source is directed to the region of the
array assembly mass and simplified power management. 	 layer to be cleaved. The energy source initiates a control
FIG. 1 shows an embodiment of the present invention 20 cleaving of the layer at the selected depth. In a preferred
depicting two triple junction solar cells circuits 100 formed in	 embodiment of the invention, the excess portion 202 of the
series on a processed silicon based wafer 102. As used herein, 	 thick transfer layer cleaved 202 to create the thin transfer
doping is a process whereby positively or negatively charged 	 layer 112 may be bonded to another insulating layer 110
atoms relative to the base material are introduced into a layer 	 placed in series on a similar silicon based wafer 102,
of material in order to give the layer a positive or negative 25 described in more detail below, in order to minimize process
charge. The material added as a dopant is selected depending 	 waste.
upon the average number of electrons of the material/com-	 After the silicon layer 102/insulting layer 110/transfer
pound of the layer. The material and specific doping process 	 layer 112 is formed as described above, layers forming a
may be selected by one skilled in the art. Preferred doping 	 multi junction solar cells are formed using processes known
materials for the materials layers described herein are phos- 30 in the art, such as MO-CVD. In a preferred embodiment ofthe
phorus and boron. The amount of doping of each layer may be 	 invention, a base layer 114 of positively doped Ge is placed on
selected by one skilled in the art depending upon the type of	 the transfer layer 112 of highly positive doped Ge and a
materials and type of multi-junction solar cell being con- 	 negatively doped emitter layer 116 of Ge is placed upon the
structed. As used herein, 	 base layer 114. A tunnel junction 118 is placed upon the
A blocking diode 104 is formed on an edge 106 of the 35 emitter layer 116 in order to complete the first junction 120 of
silicon based wafer 102. A plurality of by-pass diodes 108 are	 the solar cell circuit 100.
also formed in the silicon based wafer 102. These diodes 104,	 The second junction 122 of the circuit 100 preferably com-
108 may be formed by such processes as epitaxial growth or 	 prises a base layer 126 of positively doped GaAs, an emitter
the diffusion of P' or N- dopents into the silicon based sub- 	 layer 128 of negatively doped GaAs, and a tunnel junction
strate 102. The number of diodes 104, 108 formed on the 40 layer 130. The third junction 132 comprises a base layer 134
silicon based wafer depend upon the number of solar cell 	 of positively doped GaInP, an emitter layer 136 of negatively
circuits 100 desired on a silicon based wafer 102. The diodes	 doped GaInP, and a window layer 138 of negatively doped
104,108 are integral to the silicon based wafer and have diode	 AlInGaP. These materials are preferred for the junction layers
contacts 105 that extend above the wafer 102 so that contacts 	 because of lattice matching between Ge and GaAs and
142, 144, described below, may be electrically connected to 45 between GaAs and GaInP.
the diodes 104, 108.	 A anti-reflective coating 140 is placed upon the window
An insulating layer 110, preferably of silicon oxide, is 	 layer 138 in order to provide enhanced spectral response and
formed on the silicon based wafer 102 by processes known in 	 a cap layer 141 is placed between the contacts 142 and the
the art such as oxide growth, epitaxial growth or deposition.	 window layer 138. The cap layer 141 is preferably con-
The insulating layer 110 thickness should be such that the 50 structed of n+ GaAs. A number of etch back process are
diode contacts 105 still extend above the insulating layer 110.	 preformed to remove all the formed layers down to the trans-
A preferred thickness for the insulating layer is about 1000	 fer layer 112, SiO2 layer 100 and diode 108. This process
angstroms. The insulating layer 110 allows for the diodes 	 defines the boundary of the cell and exposes the contact area.
104, 108 to be formed integral with the silicon based wafer 	 A positive contact 105 is placed adjacent to the diode contact
102 and still be operable with other solar cell layers formed 55 108. An isolation layer is then formed on the edge from the
above the insulating layer 110. 	 cap layer 141 to the transfer layer 112 on one edge. A negative
A thin transfer layer 112 comprising a highly positive 	 contact 142 is placed on an edge 146 over the isolation layer
doped germanium based compound, preferably simple Ge, or 	 of the solar cell circuit 100 that extends to the location of the
semiconductor III-V compound, such as GaAs, is formed on 	 by-pass diode 108. The contacts 142, 144 are electrically
the insulating layer 110. Plasma assisted electrostatic bond-  60 connected with the diode in order to prevent damage related
ing is used to adhere the transfer layer 112 without adhesive	 to shadowing. The contacts 142, 144 are constructed of a
to the insulating layer 110. This process is described in U.S.	 material that may be selected by one skilled in the art. One
Pat. No. 6,908,832, which is incorporated by reference	 material example is chromium/palladium/silver.
herein. In general, the process works as follows. The layers to	 Referring to FIGS. 1 and 3, in a preferred embodiment of
be bonded are placed in a plasma chamber, mechanically 65 the invention, a plurality of cell circuits 100 are arranged
supported and held, in a predetermined environment, depend- 	 monolithically in series on a single silicon based wafer in
ing upon the types of materials being bonded. One of the faces	 order to construct a high-voltage solar cell 300. As described
US 7,732,706 B1
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above, the diodes 104, 108 are arranged across the silicon 	 connectors extend to the surface of the silicon based wafer.
based wafer 102 and a plurality of solar cell circuits 100 are 	 Third, a silicon oxide insulation layer is formed on the silicon
manufactured between the diodes 104,108 so thatthe by-pass 	 based wafer 520. The preferred insulation layer thickness is
diode contacts 105 abut an edge 146 of the insulating layers	 about 1000 angstroms so that the diode connectors can be
110 and the bottom transfer layers 112. Solar cell circuits 100 5 exposed by silicon oxide etch back. Fourth, a thick, single
are then manufactured as described above between each pair 	 crystal layer of either a germanium based compound, III-V or
of diodes 104, 108.	 a II-IV semiconductor compound, prepared with energetic
A Monolithic Interconnected Module (MIM) structure is 	 atoms, is bonded to the insulation layer 530. Plasma assisted
formed using semiconductor etch-back and contact formation 	 electrostatic bonding is used to bond the single crystal layer to
processes that has been employed to construct thermophoto-  io the insulating layer. Next, a wafer cleaving process, employ-
voltaic (TPV) MIM structures in orderto connectthe plurality 	 ing the energetic atoms within the single crystal layer, is used
of solar cell circuits 100 on a single wafer 102. A MIM	 to cleave a portion of the single crystal layer to provide a
consists of multiple series of interconnected cells on a com- 	 selected thickness for the single crystal layer of about 3000
mon semi-insulating substrate that results in a higher voltage	 angstroms 540. Preferably, the excess single crystal layer
and lower current device and normally incorporates a back 15 from the cleaving process is used to form the next in a series
surface reflector for optical recuperation for TPVs. There are 	 of single crystal layers between the plurality of diodes 550.
generally two types of MIM designs currently employed. The 	 After the cleaving step, multi-junction layers for a solar cell
first utilizes a highly doped, thick lateral conduction layer	 circuit are formed using processes known in the art 560. The
(LCL) to conduct the entire length of a cell. The second uses 	 wafer is back etched to expose the plurality of multi junction
a thinner, lower-doped LCL because the current must flow 20 solar cell layers on the silicon based wafer. Contacts are
only a short distance to the nearest grid finger. The second
	
formed between the transfer layer 112 and diode 105. An
type of MIM design would be employed in the present inven- 	 isolating layer is then formed on the edge of the layers.
tion. This arrangement provides for both positive and nega-	 Finally, a monolithic interconnected structure is formed to
tive contacts 142,144 to be formed on the top of the cell 300.	 electrically interconnect the negative contacts that are formed
An example of MIM fabrication can be found in U.S. Pat. No. 25 on each of the multi junction solar cell layers circuits to each
6,162,987 which is incorporated by reference herein. 	 circuits' diode 570.
Employing a standard size silicon based wafer 102 (about 	 What is described are specific examples of many possible
4.0 inch diameter) and employing the present invention 	 variations on the same invention and are not intended in a
manufacturing method, approximately 29 or 30 solar cell 	 limiting sense. The claimed invention can be practiced using
circuits 100 may be placed on a single wafer 102. If one 30 other variations not specifically described above.
selects to add 30 circuits 100 on a wafer 102 the positive 	 What is claimed is:
contact for the cell 300 will be positioned with the positive	 1. A method of making a solar cell circuit, comprising the
contact 302 in the upper left hand corner (and diagonal) and	 steps of:
the negative contact 304 in the upper right hand corner (and 	 providing a silicon wafer;
diagonal) when viewing the cell 300 from above as depicted 35	 forming an insulation layer directly on the silicon wafer;
in FIG. 3. If 29 circuits 100 are selected, the positive contacts 	 bonding a single crystal layer of a compound selected from
302 are positioned in the upper right and left hand corners of 	 germanium based compounds, II-IV semiconductor
the cell and the negative contacts 304 are positioned in the 	 compounds, or III-V semiconductor compounds using
lower right and left hand corners. 	 plasma assisted electrostatic bonding directly to the
This cell 300 design provides for a high-voltage cell pro- 40	 insulation layer;
viding 29 or 30 times the voltage compared to a standard 	 wafer cleaving the single crystal layer to obtain a crystal
multi-junction solar cell. This is due to the fact that each solar 	 layer of desired thickness and an excess layer; and,
cell circuit normally provides about 2 volts. In a standard cell, 	 forming multi junction layers on the insulation layer to
only one complete circuit is manufactured per wafer. There- 	 fabricate a multi junction solar cell circuit.
fore, a standard cell can only provide about 2 volts of current. 45	 2. The method of claim 1, wherein the insulation layer
However, since the present manufacturing method allows one 	 comprises silicon oxide.
to place up to 30 circuits 100 on a single wafer, about 60 volts 	 3. The method of claim 2, further comprising the step of:
of current can be obtained. This process is not limited to wafer	 forming a plurality of planar by-pass diodes integral with
size, larger standard silicon wafers can be employed to create 	 the silicon wafer and the insulation layer before the
more circuits per wafer and higher voltage circuits. 	 50	 bonding step; and,
Referring to FIG. 4, a solar cell array panel layout is 	 forming a plurality of multi-junction solar cell circuits
depicted using solar cells 300. Cell panels 300 are placed with	 between the planar by-pass diodes.
the positive contacts 302 arrayed to a conjoining cell's nega- 	 4. The method of claim 3, wherein the forming a plurality
tive contacts 304. Between the positive and negative contacts 	 of planar by-pass diodes step is selected from the group of
302, 304 of each cell 300, as noted above, about 60 volts of 55 epitaxial growth of the diode into the insulation layer and
current may be provided. Across each cell in the other direc- 	 diffusion of P' and N- dopants into the silicon wafer.
tion, only about 2 volts of potential exist. Therefore, the 	 5. The method of claim 3, further comprising the step of
maximum potential voltage from any edge of one cell to 	 forming a monolithic interconnected module structure to
another in the array is about 5 volts. This potential voltage is	 electronically interconnect the plurality of multi-junction
too low to cause arcing, as described above. The design fur- 60 solar cell circuits on the silicon wafer through positive con-
ther allows for a coverglass 400 to be placed over each cell 	 tacts and negative contacts electronically connected with the
300 in order to provide protection for the cells 300 	 by-pass diodes.
Referring to FIG. 5, a flow diagram depicting the major 	 6. The method of claim 5 wherein the planar by-pass diodes
steps of the manufacturing method used to practice the 	 comprise a position at an edge of each of the plurality of
present invention is provided. A standard sized silicon based 65 multi junction solar cell circuits.
wafer is provided 500. Next, a plurality of diodes are formed	 7. The method of claim 6, further comprising the step of
integral in the silicon based wafer 510. In this step, diode	 forming a blocking diode on an edge opposite of the planar
US 7,732,706 B1
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by-pass diode on a first multi-junction solar cell circuit in the
plurality of multi junction solar cell circuits.
8. The method of claim 7, wherein the multi junction solar
cell circuit comprises a triple junction.
9. The method of claim 8, further comprising the step of
using the excess layer for manufacture of another of the
plurality of solar cell circuits.
10. The method of claim 9, wherein the triple junction solar
cell circuit comprises a first junction having base and emitter
layers comprising Ge.
8
11. The method of claim 10, wherein the triple junction
solar cell circuit comprises a second junction having base and
emitter layers comprising GaAs.
12. The method of claim 11, wherein the triple junction
solar cell circuit comprises a third junction having base and
emitter layers comprising GaInP.
